CLAIMS

We claim:

1	1. A method of forming a transistor comprising:
2	forming a gate conductor on a top surface of a substrate;
3	forming spacers on sides on the gate conductor;
4 .	providing extension regions in the substrate extending at least under the
5	spacers;
6	forming diffusion regions in the substrate adjacent to the extension
7	regions;
8	removing a part of at least one of the spacers to expose a portion of the
9	extension region at the top surface of the substrate;
10	contacting the exposed portion of the extension region with a metal
11	layer.
1	2. The method of claim 1 wherein the spacers comprise a permanent
2 .	portion adjacent to the gate conductor and a disposable portion provided on the
3	permanent portion.
1	3. The method of claim 2 wherein the permanent portion is nitride and the
2	disposable portion is oxide.
1.	4. The method of claim 2 wherein the removing step removes the
2	disposable portion of the spacer.
1	5. A method of forming an FET on an SOI substrate, comprising:
2	providing an SOI substrate having a silicon base substrate, an insulative
3	layer on the base substrate, and a silicon layer on the insulative layer;

7	forming a conductive gate on the shicon layer;				
5	forming first spacers on sidewalls of the gate and on the silicon layer;				
6	implanting diffusion extensions into the silicon layer adjacent to and				
7	extending under the gate;				
8	forming second spacers on the first spacers and on the silicon layer;				
9	implanting deep diffusions into the substrate layer adjacent to the second				
10	spacers and abutting the diffusion extensions, wherein the silicon layer between the				
11	deep diffusions defines a body region of the FET;				
12	removing the second spacer from at least one of the first spacers on the				
13	sidewalls of the gate including exposing a portion of the diffusion extension in the				
14	silicon layer under the second spacer; and				
15	forming a metal layer in the silicon layer at least in the exposed portion				
16	of the diffusion extension, wherein the metal layer is formed deep enough to contact				
17 the diffusion extension.					
1	6. The method of claim 5 wherein the deep diffusions are implanted down				
2	to the insulative layer.				
1	7. The method of claim 5 wherein the metal layer is formed deeper into				
2	the silicon layer than the diffusion extension.				
1	8. The method of claim 7 wherein the metal layer abuts each of: the				
2	exposed portion of the diffusion extension, the body region of the FET, and the deep				
3	diffusion that was abutting the diffusion extension.				
1	O The mothed of alsies for the state of the				
1	9. The method of claim 5 wherein the metal layer contacts a dopant				
2	concentration of 1e19 or less in the extension region.				

1	10. A method of forming a transistor comprising:
2	providing an SOI substrate;
3	forming a gate conductor on the substrate;
4	forming first spacers on sidewalls of the gate;
5	forming extension regions in the substrate adjacent to the first spacers
6	forming second spacers on the first spacers;
7	implanting diffusion regions into the substrate adjacent to the second
8	spacers;
9	removing at least one of the second spacers to expose a portion of the
10	extension region; and
11	forming a metal layer in the substrate contacting at least the extension
12	region.
1	11. The method of claim 10 wherein the extension region extends under the
2	gate.
1	12. The method of clam 10 wherein the second spacers are formed on a
2	portion of the extension region.
1	13. The method of claim 10 wherein the diffusion regions are formed down
2	to an insulating layer.
1	14. The method of claim 10 wherein the diffusion regions define a body
2	therebetween.
1	15. The method of claim 10 wherein the metal layer is also formed in the
2	diffusion regions.

1	16.	The method of claim 14 wherein the metal layer extends through the
2	extension reg	gion to contact the body.
1	. 17.	The method of claim 10 wherein both second spacers are removed.
1	18.	The method of claim 10 wherein the metal layer is formed on both sides
2	of the gate.	
1	19.	The method of claim 10 wherein the metal layer is self-aligned to the
2	first spacer.	
1	20.	The method of claim 10 wherein the first and second spacers are formed
2	from differen	t materials.
1	21.	The method of claim 20 wherein the first spacers is a nitride and the
2	second space	is an oxide.
1	22.	The method of claim 20 wherein the removing step comprises:
2	formir	ng a mask exposing one side of the transistor; and
3	•	performing a dip to selectively remove the material of the second
4	spacer.	
1	23.	A semiconductor device comprising:
1 2 3 1	D /	a semiconductor layer formed on an insulating layer;
$^{3}N^{\mathbf{w}}$		a gate conductor formed on the semiconductor layer;
4/		spacers formed on sidewalls of the gate conductor and on the
5	semiconductor	layer;

1	
H	
5	1

6	extension regions arranged in the semiconductor layer on both sides of	
7	the gate conductor and extending at least under the spacers;	
8	diffusion regions formed in the semiconductor material adjacent to the	
9	extension regions such that a portion of at least one of the extension regions is	
10	exposed at a surface of the semiconductor layer;	
11	a metal layer formed at least in the exposed portion of the extension	
12	region.	
1	24. The device according to claim 23 wherein the extension regions are	
2	lower doped then the diffusion regions.	
1 .	25. The device according to claim 23 wherein the metal layer also contacts	
2	the diffusion region.	
1	26. The device according to claim 23 wherein the metal layer contacts the	

27. The device according to claim 23 wherein the extension region is exposed on both sides of the gate conductor and the metal layer is formed in both the exposed portions of the extension regions.

ADD BI

semiconductor layer.